The densities and energy levels of traps in silicon pin diodes are determined using the transient capacitance method (ICTS: isothermal capacitance transient spectroscopy) as well as the transient reverse current method (DCTS: discharge current transient spectroscopy). The traps determined by ICTS are located in the i layer (i.e., the n − region) and affect the steady-state reverse current (i.e., a generation current). Conversely, the traps determined by DCTS are probably located at the surface of the substrate. One of the authors has developed a method for graphically determining the densities (N t ) and energy levels (E t ) of traps related to the transient current, called discharge current transient spectroscopy (DCTS).
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One of the authors has developed a method for graphically determining the densities (N t ) and energy levels (E t ) of traps related to the transient current, called discharge current transient spectroscopy (DCTS). [1] [2] [3] Although DCTS was proposed for the determination of such in insulators, it can determine N t and E t of traps (T DCTS ) related to the transient reverse current in diodes. Another method, isothermal capacitance transient spectroscopy (ICTS), 4) can determine N t and E t of traps (T ICTS ) related to the transient capacitance in diodes. Using silicon (Si) pin diodes for X-ray detectors, we investigate the difference between traps determined by DCTS and those determined by ICTS. Moreover, we study the relationship between these traps and the steady-state reverse current.
The resistivity and thickness of phosphorus (P)-doped ntype Si substrate (i.e., an i layer) were approximately 2 k ·cm and 300 µm, respectively. A 0.2-µm-thick n + layer was formed on one side of the substrate by the thermal diffusion of P, and then 0.15-µm-thick p + layers with a circle 3 mm in diameter were formed on the other side by the thermal diffusion of boron (B). The junction area (S) of the pin diode was 7.1 mm 2 . Except the p + regions, the surface of this side was passivated with silicon dioxide (SiO 2 ). Chips with an area of 5 mm × 5 mm were fabricated by dicing the substrate. The diced edge was not passivated.
The current-voltage (I -V ) characteristics and the transient reverse currents were measured using a Keithley 236 Source Measure Unit. The capacitance-voltage (C-V ) characteristics and the transient capacitance were measured at 1 MHz using a Horiba DA-1500.
From the slope of the 1/C 2 -V curve, the density (N sum ) was determined to be 2.4 × 10 12 cm −3 . N sum indicates the sum of the donor density (N D ) and the density of positively charged traps in the depletion region.
The ICTS signal is defined by 4)
where C(t) is the transient capacitance after a reverse bias voltage (V R ) is applied to the pin diode (t = 0 s). Since
at the peak time (t peak = 1/e t ), the values of N t and e t can be Time where I dis (t) is the transient reverse current after V R is applied to the pin diode (t = 0 s), I ∞ is the steady-state reverse current at V R and q is the magnitude of an electron charge. The peak value of D(t) is expressed as 3)
where t peak = 1/e t and A t is the number of captured carriers at t = 0 s. Figure 2 shows the temperature dependence of DCTS signals at V R = −100 V. Each measurement was carried out after the diode was kept at 0 V for one day. From the peak value, A t of T DCTS was determined to be about 6.8 × 10 15 electrons. If T DCTS is uniformly located in the i layer, N t is
determined from S(t peak ) and t peak , respectively, where C ∞ is the steady-state capacitance at V R and e t is the emission rate for electrons. Figure 1 shows the ICTS signal at V R = −30 V at room temperature. The values of t peak and N t were obtained to be 1.0 × 10 −3 s and 1.2 × 10 12 cm −3 , respectively. From the filling pulse measurement, 4) the capture cross section (σ t ) of T ICTS was determined to be 1.4 × 10 −15 cm 2 . Using σ t , 4) E t was determined to be E C − 0.53 eV, where E C is the energy level at the bottom of the conduction band. Judging from the magnitude of σ t , T ICTS is neutral in the depletion region and is negative in the bulk. Therefore, N D is 2.4 × 10 12 cm −3 , and the electron concentration (n) in the conduction band is 1.2 × 10 12 cm −3 in the bulk. The DCTS signal is defined by [1] [2] [3] 3.2 × 10 18 cm −3 . From the 1/(T 2 t peak )-1/T plots, the values of E t and σ t for T DCTS were determined to be E C − 0.54 eV and 1.4 × 10 −19 cm 2 , respectively. Since the reverse current was proportional to the square root of the reverse voltage, the generation current (I g ) was considered to be dominant. The effective lifetime (τ g ) was determined to be 2.7 × 10 −5 s, since
where n i is the intrinsic concentration of Si and W is the steady-state depletion width. 5) On the other hand, τ g can be approximately calculated using 5) 
because E t is located around the midgap, where v th is the thermal velocity. The values of τ g for T ICTS and T DCTS are calculated to be 3.0 × 10 −5 s and 1.1 × 10 −7 s, respectively. Therefore, T ICTS is considered to be a generation center.
Since the capture time (τ t ) is given by 6) 
the value of τ t for T DCTS was calculated to be 0.30 s at room temperature, indicating that all T DCTS can be refilled with electrons at 0 V for a period longer than 0.30 s. After the first DCTS measurement, it was kept at 0 V for 30 min and then the second DCTS measurement was performed. However, the transient reverse current was not observed, indicating that it was difficult to fill T DCTS with electrons for 30 min at 0 V. This suggests that T DCTS must be located in the region where n is much lower than 1.2 × 10 12 cm −3 at 0 V. T DCTS is considered to be traps located in large-area de- fects, such as surfaces of the substrate, interfaces between the substrate and the passivation layer, micropiles, and grain boundaries in polycrystals. Since the Si substrate used here is a single crystal of good quality, T DCTS is considered to be located at the surface of the diced edge or the interface between SiO 2 and the Si substrate. The schematic locations of T DCTS and T ICTS are shown in Fig. 3 . Both traps capture electrons at 0 V, while they emit electrons at V R . However, it takes a long time for T DCTS to capture electrons, when the applied voltage changes from V R to 0 V.
In our Si pin diodes, N t and E t of large-area defects (i.e., traps at the surface of the diced edge or at the interface between the Si substrate and the passivation layer) were determined by DCTS, while those of point defects (i.e., generation centers) were determined by ICTS.
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